19th December 2006

Private equity chips away at semiconductor industry

A highly interesting article in Electronic Business by Tam Harbert.
Private equity firms target cash rich semiconductor entities, leverage on its cash flow to borrow more funds and then restructure, improve the company’s bottom line and then sell it or take it public; providing returns of 30-40%. Tam lists the reasons behind recent LBOs in the semiconductor space – industry being driven by the less cyclic consumer market, transition to fab-lite/fabless models and a better control over inventory.

The question which arises is that why hasn’t the chip industry taken the necessary steps to consolidate and leave that task to the private equity guys? iSupply’s Derek Lidow cites portfolio management as the reason. While chip companies, usually run by engineers structure the portfolio on technology, private equity folks tend to manage groups of products on market segments and geographical regions; rather than technology criterion. They acquire and merge companies that have similar product portfolios.

While on mergers and acquisitions, Mentor Graphics’ CEO, Wally Rhines mentioned in a recent article that the role of acquisitions in EDA industry is set to change. As the acquisitions in the past few years have failed to garner commensurate market capitalization, he opines that companies will either pay less for acquisitions or stop making them.

posted in Semiconductor, Business | 0 Comments

14th December 2006

No major fab investments for India in 2007 - Gartner says

Gartner predicts that there will not be any major fab investments for India in 2007. There indeed is a lot of buzz for India in the design space. It has led to major collaborations as well as investments. Global contract manufacturers have entered with an eye on the huge local market potential. While a few consortia have plans, some of which have started on their first stages, it will take some time before any further significant investment is done towards setting up fabs and moving India to a design plus manufacturing hub.

posted in Business, Foundry | 0 Comments

14th December 2006

Synthesis tool meets complex design rules

Yet another DFM tool in the market.

DFM Blaze announced a DFM tool, Blaze IF, to address topology variations caused due to CMP. It intelligently inserts dummy metal fill patterns into a design layout taking into account not only the design requirements like power and timing needs, but also the electrical issues like signal integrity and IR drop – which traditional approaches to metal fill do not accomplish.

This is in addition to the announcement of Blaze MO, announced earlier this year which provides guidance to OPC tool used in manufacturing through an annotation layer in the GDSII database. The tool optimizes the design by small tweaking of the gate lengths (within the process limits) for reducing leakage power and improving timings and provides this guidance to the OPC tool.

All these aim to bridge the gap between design and manufacturing. Instead of a blanket set of rules for the complete design, design specific and design objectives’ relevant optimizations are carried forward to the manufacturing. Making it an integral part of the flow before handoff to manufacturing is a step closer to address issues arising out of the open loop caused by changes made to the design after handoff – oblivious to the design issues which may be impacted.

posted in EDA | 0 Comments

11th December 2006

Cisco announces updates on its 1.1 B$ investments in India

In October 2005, John Chambers, Chairman and CEO Cisco Systems had announced a 1.1 B$ investment in India. In his recent visit to India last week, he re-iterated Cisco’s commitment while outlining the importance of India in Cisco’s global growth strategy.

Cisco’s key investments in India include a new R&D campus in Bangalore, increasing by threefold its local workforce, launching a manufacturing pilot facility for local market and allocating funds for venture capital investments in high growth and nascent companies based in India. Investments are expected in companies involved in broadband content and digital media.

All these are in line with John’s vision of the network becoming the platform for all forms of communication and ICT – also the topic of his interesting talk in Singapore last Friday.

posted in Business | 0 Comments

3rd December 2006

Fabless Qualcomm zooms to next node

Qualcomm, with its IFM (Integrated Fabless Manufacturing) strategy is quietly but steadily decreasing the gap between itself and IDMs in new process adoption time. The world’s largest fabless design company is leading the way in how the fabless design community needs to overcome the DSM hurdles of the widening gaps between IC design and manufacturing flows.

While not exactly striving to be process experts, Qualcomm has formed a virtual manufacturing organization including its VLSI Technology organization and DFX unit which has helped it to understand, appreciate and thus resolve a host of complex and costly issues. The results, closing of the technology gap with the IDMs, are the proof.
They are cautious enough, though, as to not necessarily be the first ones to ship out a new product on a new technology node.

With Paul Jacobs’ strategy of making people understand that Qualcomm is a wireless technology company and not just a CDMA company, it needs all the efforts and results to zoom to the next node in a competitive manner.

posted in Business, Fabless | 0 Comments

15th November 2006

Platform innovation will drive EDA

An interesting take on the EDA industry evolution and look into the trend by Leon Stok, director of EDA for IBM’s Systems and Technology Group in a keynote address at the International Conference on Computer Aided Design (ICCAD).

Stok identified three previous innovation eras in the EDA industry — those of invention, implementation, and integration. The fourth era, he said, is the one we’re about to enter and is centered on design implementation “platforms”. To make platform innovation happen, Stok said, we will need to define standards as APIs, not ASCII formats. This will allow tools to talk to each other, instead of producing data that another tool can barely read, he noted.

With APIs, smaller companies with innovative potential solutions for the UDSM technology challenges will have a more level playing field. Each can plug in their solutions and then let the market forces decide. It will also pave the way for the bigger players as they too can focus on the overall user flow with a market decided mix of their own in-house tools or point tools from other companies.

posted in EDA | 0 Comments

15th November 2006

Designers give CAD research gurus an earful

The organizers of ICCAD (International Conference on Computer Aided Design) decided to do something different and added a designer’s perspective track this year.

“Our goal is to bridge the gap between practitioners and research,” said ICCAD general chair Soha Hassoun, an associate professor of electrical engineering and computer science at Tufts University (Medford, Mass.), in opening remarks at the conference. “We would like them [designers] to tell you [researchers] what critical issues should drive CAD research in the next few years.”

Now, I would term this as going back to basics. The users tell their requirements to the researchers which in turn guides the researchers towards the right direction in terms of practical benefits and usage of their efforts – optimal Lab to Fab transition.

Another tenet emphasized was by STMicroelectronics’ Pascal Urard: “We need academia and the EDA community to think at the flow level, not only at the tool level”.

It is apt to remind the EDA community that they should enable the end user with his final flow and not only the point tools. It’s true that tools provide the differentiating edge amongst the EDA vendors and users should have the flexibility of picking up the ones which best suit his flow.

However, to justify the “Automation” in “EDA”, it pays to facilitate the flow.

posted in EDA | 0 Comments

9th November 2006

Taiwan’s design houses continue to attract buyouts

Atheros recently picked up Attansic Technology, a designer of Ethernet chips in Taiwan for its Gigabit Ethernet technology for 802.11n market. Attansic is a subsidiary of Asustek. Craig Barratt, CEO of Atheros said, “there has really been tremendous growth in companies in Taiwan doing pretty impressive R&D, creative engineering and product development.”

Moving to India – India needs to include IPs and technology know-how into their growing expertise portfolio. As I mentioned in an earlier post, product know-how is essential for the differentiating factor. With its relatively better copyright rules as compared to China for example, if the Indian companies can supplement their design skills and embedded software expertise with the product & technology know-how, they can raise the stakes higher.

There are some examples like Wipro, Tejas Networks etc. but it’ll be good to see this list grow.

posted in Business, Fabless | 0 Comments

3rd November 2006

India struggles to fill talent void

From what had earlier started as point engagements or doing auxillary services, semiconductor design companies in India are now working on not only the leading edge technologies (which they were still doing in the past as point engagements) but also end to end projects. In doing so, the Indian design engineers have been able to broaden their skill set as compared to quite a few of their international counterparts.

When you don’t have the so called luxury to specialize in certain niches areas and are thrust with the responsibility of doing multiple design tasks in order to get a design out, well, one learns and that too fast! A positive go-getter attitude coupled with a survival instinct honed by the competitive Indian environment (which starts right from kindergarten) also does help.

The early 90’s saw design companies in India getting supplementary work albeit some in leading edge technology. Of course, cost was the major reason. Once they instilled some confidence, it morphed into a bigger part of the design cycle. They started getting not only more designs but the opportunity and the responsibility to execute a design end to end and also complex designs. However technology innovations have still not figured within their purview.

Attrition: While this rate is high and experienced engineers switch jobs, money is not always the major deciding factor. Generically speaking, fresh graduates/ engineers with a couple of years experience rate the work quality and the company branding more than money. Mid range experience engineers value work quality, responsibilities and money. Professionals who return to India after working abroad are looking for challenging opportunities. I am not saying that money is not significant but rather that if the employee retention logic is through money alone, well, mate, you are throwing the wrong carrot…Indians have always had an entrepreneurial spirit (I attribute it to the urge to remove the shackles, something linked with our political history as well as the present political scenario).

Design ecosystem: While some may say that the absence of fabs is not a hindrance to the design scene in India, the fact remains that SoCs of today are not just built on design flow, IPs and library know how. One needs to have the product know how too – and this can become a major differentiating factor. And of course, trying out a new design concept in one country, fabricating in another and waiting for it to come back in order to do the tests, not to mention the red tape which may be involved, is something which one can do without. One of the reasons why Taiwan grew to a semiconductor hub is that it had design, fabrication, packaging and testing right there. So, while presently it may not sound so much of a missing link, it will gain importance if India is to take up China.

The above article was preceded, by just a couple of days, by another article appearing in Electronic business cited India’s niche: semiconductor design services. So if the talents void increases, India risks losing the niche.

posted in Business | 0 Comments

2nd November 2006

Low cost phones soar in China

With technology advances, more & more features are being incorporated in the mobile phone. And the existing features are being further refined e.g. increasing video and audio quality and PDA functions thrown in. While this entices the young generation, executives as well as techno geeks across various generations and the upward swinging classes, there still remains two main chunks of a country’s population waiting to be tapped - the rural or economically backward set and the other is the senior citizens club – and both exist in all countries.

China and India with the world’s largest and second largest populations of course provide the maximum growth potential. The difference is in the 2 categories. While the rural/economically backward class will opt for a no frill mobile as their first set of mobiles or as an entry point in climbing up the economic ladder, the senior citizens will opt for it for the sheer reason of convenience and ease to handle. A small mobile bundled with the latest technology for camera, PDA functions, audio etc. is not of much use to them especially if they have to pound the miniature keys – not an easy task with age taking its toll on their movements and eye-sight. What they need is a simple robust instrument able to do the basic functions and perhaps with a little bit of audio, camera and games thrown in – at an affordable cost – remember they have retired. And the size should be small enough to be held conveniently in their pockets or hung around their necks but not so small so as to make them lose it.

Both sets require low cost phones and this is where single chip solutions hold an edge. And as pointed out in the article, chipmakers lacking single chip solutions will face increasing pressure to compete with those that have them.

This makes for an observation here – why are the mobile companies not targeting the older generations especially in the developed countries like Japan and some European countries where the ratio of senior citizens to youth is quite high…..???

posted in Product | 0 Comments

26th July 2006

Why can’t we do it in EDA?

This was the questioned posed by Chairman of Orb Networks and former CEO of Cadence, Joe Costello in his DAC 2006 keynote speech.

The “it” referred to here is the mix and match of new plug-ins (internal and external), bundling things on top of others’ offerings and selling directly to customers.

With the increasing complexity of technological challenges compounded by rising market pressures, it does indeed benefit both the big EDA companies as well as the small start-ups with niche solutions to collaborate. However, opening the tools and making them pluggable is not without its major share of teething issues. While standards do take a long time to be formulated and then adopted, they’ll still be required to an extent for “universal plug-ins”.

One scenario is where EDA companies have the basic engines for the standard design activities. To these, smaller niche companies provide their plug-ins for value-addition and tackling of issues related to leading edge designs. With a uniform standard, these companies can go with their plug-ins to various EDA companies. In its absence however, each EDA company will need to work closely with these smaller companies and sell the complete “bundle with options” to the user.

A point to be noted here is that it’ll be naïve to assume that the present basic engines are implemented in a modular fashion where a plug-in can be used in a quasi seamless fashion. Then comes the question: if addressing of the leading edge issues is done in a modular fashion by the smaller companies who are free to sell their wares to the other big EDA companies, what is in it for the big EDA companies? What will be their competitive edge? But on the flip side, if the major EDA companies persist in attempting to do everything on their own, given the complexities and constraints, it’ll not result in much growth for the EDA industry.

Interestingly, there are signs of the industry moving in this direction. For DFM, with TSMC sharing their process information with the EDA companies to integrate into their design flow is one example. This can be treated as a “plug-in”.

Let’s take an example here: Synopsys recently came out with 3 tools in the DFM space - LCC (lithography compliance checking), CMP (chemical-mechanical polish) checking, and CAA (critical-area analysis). As per the press note, LCC inspects GDS-II files using a rapid-computation model of the lithography process, calibrated with foundry data. This scan predicts the actual shapes the mask features will produce, across the focus window of the lithography step. It then examines these features against a rule set to detect pinch-off, end-shortening, bridge, and other faults that could occur with a reasonable probability.

The normal output of the device is a color-coded die map: green for areas that pass, yellow for areas of concern, and red for trouble spots. Design teams that are knowingly pushing the litho rules can look under this graphic presentation at a numerical database that will give them actual predictions of critical dimensions.

Designers can then invoke an auto-correction tool, which is based on extensive, process-dependent heuristics, to deal automatically with the majority of the problems—adding space between lines, moving edges or corners, and other such reasonable measures.

Now reconsider the situation with a small EDA company working on the basic LCC part. It takes inputs from the lithography process model provided to it by the big EDA vendor (I don’t think the big foundries will be that comfortable in working closely with the smaller companies in handling their process data!). The GDSII is also provided as an input from the big EDA vendor’s tool(s). Finally the auto correction tool can be provided by either.

I cite this example because while these three new tools do attempt to handle the first order problems, they do not even begin to cover all the important sources of variation in 90-nm and finer geometries. TSMC cites more than 2000 independent sources of potential trouble.

I see a hybrid approach in the near future………

posted in EDA | 0 Comments

26th July 2006

Should IP adopt a service biz model?

As pointed out in the article, most designers treat IP as a product. However, this product rarely comes with a guarantee; which is not that surprising. It’ll be almost suicidal given the argument that IPs are not plug in objects. Not only the IP’s functionality but also its interface and integration with the other components in the system determine whether the chip will work or not. And a standalone guarantee for an IP does not hold much credence.

A close working relationship between IP supplier and user has always been deemed vital for the successful IP usage and integration; hence to formalize it and bundle things under the “service” umbrella will not be that major a leap of faith.

posted in Business, IP | 0 Comments

14th July 2006

China Syndrome Cooling ?

China Syndrome cooling, an article by Ed Sperling in Reed Electronics points out the possible waning of the “Invest in the Booming China Market” wave by electronics companies. Possible reasons cited by them for hedging their bets in other regions and in other countries include:

- China’s emphasis on allowing other cities besides Shanghai and Beijing to partake in the economic revolution is making it far more difficult for companies to manage logistics between their manufacturing sites inside of China;

- Rapidly rising labor costs are forcing some companies to consider comparable wage scales in places such as Vietnam, Malaysia and Eastern Europe;

- China’s ineffective policing of intellectual property theft has made many companies reluctant to move design operations there;

- Continued U.S. government regulations about what technology can be shipped into China or developed there has kept the lid on many companies’ plans;

- Manufacturers are looking to hedge their bets with backup strategies in case of a natural disaster or political issues that can affect regions.

Well, it makes economic and political sense for China’s emphasis to let its cities other than Shanghai and Beijing to invite investments so that they can have an inclusive growth – something vital for both the economic and political stability of a country else the economic disparity thus created would mitigate the growth achieved otherwise. To help the electronics companies, infrastructure improvement in these other cities could help.

Ineffective policing of IPs is indeed an important deterrent. However a few recent events are providing some progress. Hong Kong Science and Technology Parks Corporation (HKSTP) recently inaugurated the Intellectual Property Servicing Centre (IPSC) at the Hong Kong Science Park. Based within the Hong Kong Integrated Circuits Design Centre at the Park, it offers IP licensing, IP hardening, IP integration and IP verification services. Most notably, IPSC is run by HKSTP and will make use of Hong Kong law for any legal dispute over intellectual property. A key vehicle for this will be the Hong Kong International Arbitration Centre which is based in the SAR.

Under the “7+1” IC Design Centre framework signed with the High-Technology Research & Development Centre of the PRC’s Ministry of Science & Technology, HKSTP jointly collaborated with Harbin Institute of Technology, Hefei University of Science and Technology, Zhejiang University and the Hong Kong University of Science and Technology in July 2005 to extend the SIP trading platform throughout Greater China. The collaboration is to develop a due diligence platform in legal and technical terms for SIP certification and authentication purposes.

In October 2005, HKSTP also formed alliance with the China’s Ministry of Information Industry Software and Integrated Circuit Promotion Centre (CSIP) for the Mainland China IC design industry. The alliance is to promote the cooperation and development of Mainland China’s IC enterprises under the guidance and supervision of the administrative bodies, to jointly facilitate the outreach and popularization of SIP in SoC design services, as well as to standardize the SIP design, SIP standard promotion and SIP protection mechanism.

posted in Business | 0 Comments

4th July 2006

DFM again

TSMC had recently unveiled its 65nm DFM compliance design support ecosystem by coming out with its DFM Data kit compiled with DFM Unified Format (DUF). DUF has been developed by TSMC to align DFM tools. This kit would help to put the fabless designers on an equal footing with the IDMs. The format, though, models only random and systematic defects with parametric defects being planned for a future release.

Now yet another tool has hit the “in news” DFM space.

Blaze DFM Inc recently rolled out its solution Blaze MO. It is marketed as targeting to improve the parametric yield through a better control over leakage, timing and variability.
It has an electrical focus in contrast with other DFM tools which have a geometric focus (focusing on wire spreading, lithography simulation and critical area analysis)

The heat is on…….

posted in EDA | 0 Comments

27th June 2006

Thermal Analysis

Thermal analysis is gaining momentum. While these analysis tools were there in the past especially with analog and mixed signal devices, they’ve lately gained prominence with sub 90nm digital designs too.

Thermal analysis tools track thermal gradients across the die. Uneven shifting of the threshold voltage, timing violations (clock timings are especially sensitive to delay variations caused by thermal gradients), leakage, electromigration, reliability are some of the thermal problems.

While some vendors are coming out with standalone thermal analysis tools e.g Gradient, some like Magma have thermal analysis in built into their power analysis tool as they believe that since power and temperature are interlinked, a user should not be shuttling between 2 separate analysis tools. As package plays a vital role in thermal analysis, some are getting package considerations also into the product.

Along with these tools, it’s the thermal management chips which are riding along the wave. According to Databeans, thermal management ICs could reach just under 2B$ in 5 years. The main growth segments cited are the ones using FPGAs and ASICs.

posted in EDA | 0 Comments

9th June 2006

IC Design Houses survey by EE Times Asia (Taiwan, China)

A snapshot analysis from IC Design Houses Survey 2006 (China and Taiwan) report done by EE Times

A. Revenues
a. 2005 revenues (expected)
Average 5.4 M$ in China, 9.2 M$ in Taiwan
China
15 M$ and above–19 %,1-2.9 M$ - 19%,less than 250 K$ and 3-6.9M-17%
Broadly uniformly distributed
Taiwan
15 M$ and above – 37%, less than 250 K$ - 16%, 7-10.9 M$ and
11 – 14.9 M$ - 11%
Taiwan has extremes; 15M$ category followed by b. 2006 revenues (forecasted)
China
15 M$ and above – 28% (a big jump from ’05)
Taiwan
15 M$ and above – 53% (a big jump with a marginal increase in the lower categories)
Basically, there is a broad and uniform representation by design houses in China for all categories – small to big. This is a reflection of several design houses appearing on China’s microelectronics landscape in the last few years. Taiwan, on the other hand, being more mature in this area has most of its design houses represented in the 15M$ category and then several smaller ones.

B. Applications
- Taiwan is predominantly desktop and Laptop computers followed by
handhelds and other consumer electronics.
- China has a more even spread across handhelds/PDAs, wireless consumers,
Cellular Wireless equipment & other telecom.
- Cellular/Wireless is more than LAN/WAN equipment in China; it’s the
reverse in Taiwan.
- China also has a higher percentage in Automotives which is a growing market
there.

C. Main difficulties when contracting foundries
China: Cycle time (54%) and cost (49%)
Taiwan: Cost (68%) and cycle time (45%)
Taiwan’s main application being Computing and Consumer Electronics which is a highly cost competitive market reflects this.

D. Design
a.
Types
China
ASICs (66%), SoC (59%), Standard IC (29%), ASSP (8%) PLD/FPGA (17%)
Taiwan
ASICs (61%), SoC (53%), Standard IC (28%), ASSP (19%), PLD/FPGA (7%)

- Analog/Mixed signal designs to decrease in China while there is a
slight increase in Taiwan.
- China & Taiwan – Percentage of Digital ASICs as well as DSPs to
decrease, SoC will be more or less constant.
- Taiwan has more ASSPs, an indicator of the Consumer Electronics market
with consumer focused system designs that can be rapidly configured.
- Fewer newer designs are expected in 2006 but as revenues are
expected to increase, this may indicate more revenue/design in ’06
as compared from ‘05

b. Technology/Process
Average of 10 (Taiwan) and 8 (China) design projects in ’05 with
Digital design (Taiwan/China)
0.13um (11%/ 14%), 0.18um (48%/46%), 0.25u (11%/12%), 0.35u (15%/16%), 0.5-1.5u (15%/12%)
Analog design (Taiwan/China)
0.13um (2%/10%), 0.18um (32%/24%), 0.25u (11%/15%), 0.35u (22%/16%), 0.5-1.5u (24%/25%)

- 0.18um is the most frequently used technology in both countries.
- China has more designs in 0.13um both in analog and digital as compared
to Taiwan.
- Digital designs have more or less jumped from 0.35um to 0.18um with not
many in 0.25um. Analog/Mixed Signal designs are mostly in 0.5u and
above and in 0.18um

c. Gate Count in ASIC designs
Taiwan: 3 major blocks – Less than 50K, 100k to 299k and 1 to 2.49M
gates
China: More evenly spread. Bigger blocks are – 50k-99K, 500k to 999k,
1 to 2.49M gates

d. Challenges (Taiwan/China)
i. Reduction of design cycle time (60% / 60%)
Cycle time also figured highest for China under difficulties with foundries i.e. China’s biggest challenge is cycle time for both foundries as well as design cycle time while Taiwan has cost of foundries and design cycle time
ii. Reduction of design cost (51% / 46%)
iii. IP availability (23% / 23%)
iv. IP verification (18% / 16%)
v. DFT (5%/11%)
DFT figures higher in China. Can be attributed to higher gate complexity designs and types of designs (major applications - telecom equipment).
vi. Power Management (19% / 11%)
Power Management figures high in Taiwan after IP verification. This relates to the fact that Taiwan does a large chunk of designs for Consumer Electronics where power management is a major concern
vii. DFM (4%/ 1 %)
DFM figures higher in Taiwan. This may be attributed to the fact that the world’s top 2 foundries are from Taiwan. However, DFM is gaining momentum in sub micron technologies. So China with more designs moving to 0.13um as compared to Taiwan should have an equal if not higher figure for DFM under design challenges
viii. Design Iteration (5%/ 2%)
ix. Timing closure (5% / 2%)

E. Regional perspectives
IC design houses offer mostly Full system design followed by IP services. IP services is slightly higher in Taiwan w.r.t China (IP protection in China is a major concern and this reflected in the IP services numbers)

posted in Fabless, Survey | 0 Comments

9th June 2006

Turbulent times ahead, Gartner says

Gartner during it’s mid year update outlined 5 megatrends facing the industry - continued integration due to Moore’s Law, increasing cost and scale of manufacturing facilities, the role the consumer markets will have going forward, service providers of various kinds, and a set of new and potentially disruptive technologies.

One more major trend that I perceive, is increasing collaboration. Whether it is OEMs collaborating with service providers or EDA companies/Design houses with foundries, this collaboration will increase. This is especially true for deep sub micron technologies.

Fewer chip designs will also re-enforce EDA companies to rethink their strategies and biz models. They will need to address solutions. As pointed out by Robert Hum/Mentor Graphics, “it is time for a change”. For verification, for example, realization of the methodology flow within the common & open source verification environment by solutions and not just point tools should be the offerings from the EDA vendors. An open source community which leverages on the combined industry expertise is the need. However such open source platforms take time to be adopted as players approach it warily keeping their IPs and niche expertise in mind.

Technology innovations will continue, in fact grow faster. There will also be increase in the number of startups with each one of them trying to address some niche area in the market and trying to tap it in the mode they think best. However as pointed out by Gartner, the question is how many will survive the transitions.

Another outcome of fewer chip makers in the market due to increase in manufacturing scale will be the diminishing of manufacturing differentiation.

The market has moved more from standalone products to solutions. And solutions go hand in hand with service thus getting the service providers into a more prominent role. Service providers are nearer to the end customer and know their requirements which will also propel them towards a product defining role.

The growing power of the consumer market and keeping in mind its demands, will lead to more reconfigurable devices. The challenge, however, will be keeping the costs down as reconfigurability does not come with optimized silicon usage.

posted in Business | 0 Comments

6th June 2006

It’s time for a change

Yes, indeed the methodology should be done by people who know it best i.e. design engineers. EDA companies should step in to facilitate this and not formulate them. We should not have situations where the design engineer needs to grapple with firstly the design & process complexities and secondly with trying to fit the design tool into his design methodology. With the increasing complexities associated with sub micron designs, there is a need for more and more collaboration. The tasks are too mammoth and interlinked for any single entity to manage on their own. Realization of the methodology flow within the common & open source verification environment by solutions and not just point tools should be the offerings from the EDA vendors. Indeed an open source community which leverages on the combined industry expertise is the need. However such open source platforms take time to be adopted as players approach it warily keeping their IPs and niche expertise in mind.

posted in EDA, Business | 0 Comments

9th March 2006

Intellectual Capital

Yes, it indeed is true that the real assets of a company are it’s intellectual capital. Not being tangible in the conventional manner, this is not analysed to the extent it merits.

Increasing your market share without upsetting your profit margin ; and all this while not letting your intellectual capital diminish is indeed a juggling act. While globalization pushes companies to compete internationally against lower paying work forces, it also throws open the option of getting work done not only cost effectively but also Qualitatively.

We start with a lean organization with the core people – the identified and nurtured intellectual capital. Identify all the work/activities which can be outsourced. Give it to smaller companies which focus on that specific activity. Tap on the freelancers specializing in niche areas. We do see this in the present scenario too e.g. design houses, foundries, testing, distributors etc. However, the synergy here needs to be channeled and optimized. With global work forces, anyhow geographical barriers are falling. It’s pay per usage. The core employees formulate the strategies, give directions for the company’s growth and manage this knowledge bank of smaller companies and free lance professionals.

There are quite a few challenges to this approach but I do not think they are unmanageable. The biggest one would be IP protection. But then, that hasn’t deterred much the design activities or technology development/transfer to places like China. The recent panel on IP in China moderated by the president of SIA and as reported in Electronics News by Suzanne Deffree (dt. 3/3/2006) cites - China has the intellectual capability and the numbers. Barriers are not going to work. We have to try to safely enable them.

posted in Business | 0 Comments

  • Calendar

  • October 2019
    M T W T F S S
    « Nov    
     123456
    78910111213
    14151617181920
    21222324252627
    28293031  

Search